<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>Phoenix on Thoughts dereferenced from the scratchpad noise.</title>
    <link>https://beta.blog.3mdeb.com/tags/phoenix/</link>
    <description>Recent content in Phoenix on Thoughts dereferenced from the scratchpad noise.</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>en-us</language>
    <lastBuildDate>Fri, 03 Apr 2026 00:00:00 +0000</lastBuildDate>
    
        <atom:link href="https://beta.blog.3mdeb.com/tags/phoenix/index.xml" rel="self" type="application/rss+xml" />
    
    
    <item>
      <title>MSI PRO B850-P coreboot port: Phoenix openSIL AM5 IP block porting</title>
      <link>https://beta.blog.3mdeb.com/2026/2026-04-03-msi_pro_b850p_part3/</link>
      <pubDate>Fri, 03 Apr 2026 00:00:00 +0000</pubDate>
      
      <guid>https://beta.blog.3mdeb.com/2026/2026-04-03-msi_pro_b850p_part3/</guid>
      <description>Introduction This blog post continues the MSI PRO B850-P coreboot porting series. In Part 1 we brought up the bootblock and romstage, mapped all USB, SATA, and PCIe ports. In Part 2 we added the USB and PCIe devicetree descriptors and integrated Phoenix openSIL as a submodule, reaching CCX initialization successfully - but the platform stalled during PCIe initialization because the Phoenix PoC openSIL was written for mobile CPUs, not the desktop AM5 variant used on the B850-P.</description>
    </item>
    
    <item>
      <title>MSI PRO B850-P coreboot port: PCIe and USB descriptors and Phoenix OpenSIL</title>
      <link>https://beta.blog.3mdeb.com/2026/2026-03-06-msi_pro_b850p_part2/</link>
      <pubDate>Fri, 06 Mar 2026 00:00:00 +0000</pubDate>
      
      <guid>https://beta.blog.3mdeb.com/2026/2026-03-06-msi_pro_b850p_part2/</guid>
      <description>Introduction This blog post continues where Part 1 left off. As a quick recap: we successfully brought up bootblock and romstage on the MSI PRO B850-P using coreboot, but ramstage halted waiting for CPU core initialization that depends on OpenSIL. We also mapped all USB, SATA, and PCIe ports during the hardware-topology discovery phase.
Before diving into the new content, there is one important development to mention: all Dasharo code has been rebased from coreboot 24.</description>
    </item>
    
    <item>
      <title>New adventure: Porting MSI PRO B850-P to coreboot</title>
      <link>https://beta.blog.3mdeb.com/2026/2026-02-09-msi_pro_b850p_part1/</link>
      <pubDate>Mon, 09 Feb 2026 00:00:00 +0000</pubDate>
      
      <guid>https://beta.blog.3mdeb.com/2026/2026-02-09-msi_pro_b850p_part1/</guid>
      <description>Introduction This new blog post describes the progress of the first phases of enabling AMD AM5 Phoenix support in coreboot and porting MSI PRO B850-P. The effort is a continuation of the Gigabyte MZ33-AR1 porting project, and is also funded by NLnet Foundation.
The project was inspired by AMD&amp;rsquo;s efforts to bring open-source firmware for their most recent CPUs. Initially, the target was set for Phoenix CPUs and desktops, however, AMD published their CPU initialization code for AMD Turin server processor family on GitHub much earlier than for Phoenix processors.</description>
    </item>
    
  </channel>
</rss>
